

**Research Article***Copyright © All rights are reserved by Shen-Li Chen*

High Reliability Design of Stacked Ultra-High-Voltage nLDMOSs in a 0.5- μm BCD Semiconductor Technology

Shen-Li Chen*, Po-Lin Lin, Hung-Wei Chen and Yi-Mu Lee*Department of Electronic Engineering, National United University, Taiwan*

***Corresponding author:** Shen-Li Chen, Department of Electronic Engineering, National United University, Miao Li City 36063, Taiwan.

Received Date: November 08, 2021**Published Date: November 24, 2021****Abstract**

High holding voltage of the stacked circular ultra-high voltage (UHV) nLDMOS component with slightly lowered ESD ability is developed by a TSMC 0.5- μm Bipolar-CMOS-DMOS (BCD) process. The holding voltage is an important parameter concerned with the latch-up immunity in a CMOS IC. In general, the holding-voltage value of a traditional nLDMOS is much lower than the supply voltage (VDD), there has high latch-up risk. In this paper, a stacking architecture of nLDMOS transistors is used to investigate the ESD ability and latch-up immunity. From experimental results, as three nLDMOS DUTs were stacked, this component has a highest holding voltage up to 180.59-V and a relatively vigorous ESD capability under without altering the operating voltage of the DUT.

Keywords: Electrostatic discharge (ESD); Holding voltage (Vh); Latch-up (LU); Lateral-diffused MOSFET (LDMOS); Transmission-line pulse (TLP); Ultra-high voltage (UHV)

Introduction

Electrostatic discharge issue has been an important factor impacting the reliability of ICs in ultra-high voltage (UHV) applications, which makes UHV ICs pose serious risk of ESD damage [1-6]. Therefore, ESD protection techniques have been emphasized to improve the reliability in UHV usages. Moreover, an UHV LDMOS has been widely implemented in power electronics and power management circuits. Of course, an LDMOS is often used as an ESD protection device [7-9]. However, the ESD ability of LDMOS is very poor due to the current crowding effect, which makes the local power of a device too high to cause device melted [1], [10,11]. Furthermore, when the applied voltage is sufficient to trigger the parasitic BJT of an nLDMOS turned-on, a snapback effect occurred, and the minimum voltage to maintain the parasitic BJT conduction called the holding voltage. Under a normal operation, when the holding voltage lowers than supply voltage VDD and there is an external noise triggering this parasitic BJT of nLDMOS, the


parasitic device will be turned on and finally caused the device to overheat (failure). However, the device stacked skill has been used to improve holding voltage in LV and HV applications [12-14] but seldom exercised in UHV fields. Although the Reference device has commercially sufficient ESD abilities by our design, but its holding voltage is too low and therefore poses a serious latch-up risk. In this paper, the holding voltage has been promoted through the devices stacked under keeping the variation small of breakdown voltage and is realized via a TSMC 0.5- μm BCD process.

Layouts of UHV Circular nLDMOSs Components**Reference device of UHV circular nLDMOS**


The cross-section view and layout top view are shown in Figure 1(a) and 1(b), respectively. Due to the operation voltage of UHV applications, there are some technologies being used to upgrade the breakdown voltage of DUT. First of all, a field oxide

layer (FOX) is fabricated upon the drift region to reduce the peak electric field. Next, an n-lightly doped HVNW layer is used in the drift region to increase the junction breakdown voltage. Final, the P-body and the deep P-Well (DPW) form a RESURF structure, which causes the drift region to be completely depleted and increases the junction breakdown voltage of the DUT without increasing the length of the drift region. Usually, an UHV ESD protection device adopts the elliptical or circular layout types to avoid sharp-edge effects which will cause an UHV device easily to

fail. In this paper, a circular layout type is used, which can reduce the layout area but also make the electric-field distribution more uniform. A semiconductor curve tracer is used to measure the I-V curve and breakdown voltage to assure that the device has correct characteristics. The device configuration in this work forms a gate-grounded nMOSFET (GGnMOS) structure so that an ESD transient current can be dissipated through the beneath parasitic BJT. All of devices in this work have the same channel length ($4\mu\text{m}$), channel width ($263.26\mu\text{m}$) and drift region ($5.8\mu\text{m}$).



(a)




(b)

Figure1: (a) Cross-sectional view and (b) layout top view of a circular nLDMOS.

Device stacking modulation of UHV circular nLDMOSs

The cross-section view, layout top view, and schematic equivalent-circuit diagram of stacked-one device are shown in Figure 2 and 3, respectively. By stacking one, two and three devices, the relationship between holding voltage and secondary breakdown current can be evaluated. A stacked device can increase the current path which also increases the equivalent series resistance, so that

the holding voltage can be increased. Since the operating voltages of UHV devices are much higher than the LV devices, considering the reliability of these stacking devices, the metal-3 connection between two stacking devices was used in order to prevent a parasitic device under metal line turned-on. Meanwhile, for maintaining the operation voltage of the circuit, the stacked gap between these two UHV transistors has been well designed to keep the breakdown-voltage variation small of these stacked DUTs.



Testing Method and Testing Machine

In Figure 4, a transmission-line pulse testing machine (TLP) is used and it can achieve an automated measurement process via the LabVIEW software. This tester provides a continuous rising square waveform with 100 ns pulse width and a short rising/falling time of

<10 ns to obtain I-V data responses through the devices. This short transient pulse is used to simulate the HBM waveform of an ESD event. The I-V characteristics of these devices, such as the trigger voltage (V_{t1}), holding voltage (V_h), and secondary breakdown current (I_{t2}) can be measured.



Figure 4: A transmission-line pulse testing machine.

Testing Results and Discussion

Experimental results of the breakdown-voltage measurement and TLP testing of these UHV nLDMOS related DUTs with stacked architectures are shown in Figure 5-7 and Table 1. These data demonstrated that the I_{t2} value (directly related to ESD capability) of Reference DUT can up to 4.3 A, but the V_h value is far less than the supply voltage, so that the latch-up risk must be considered. For the stacked-one component, due to the device structure is asymmetric and the contacts number at source-/bulk-side (especially for the inner source-side zone) is far less than drain side, this DUT failed immediately (due to higher V_h of this stacked

component) after parasitic BJTs had triggered so that its holding voltage cannot be measured. Next, for the stacked-two component, higher the equivalent series resistance and resulting in the lower ESD transient current. And then, higher the V_h and I_{t2} values of this stacked-two component. And, as for the stacked-three component, because more devices shared the voltage, then the parasitic BJT turned-on when the voltage reached 187 V. Obviously, more the stacked devices to disperse the applied voltage, eventually, the holding voltage of this high stacked number component will be higher than 102 V so the latch-up immunity substantial increased; meanwhile, the I_{t2} value (ESD capability) of this component does still perform quite well due to the ESD-sharing effect.




Figure 5: Snapback I-V curves and leakage currents of nLDMOSs with stacked devices modulation.




Figure 6: V_{t1} and V_h trend charts of nLDMOSs with stacked devices modulation.




Figure 7: I_{t2} trend chart of nLDMOSs with stacked devices modulation.

Table 1: Snapback parameters of nLDMOSs with stacked devices modulation.

Samples	V_{t1} (V)	V_h (V)	I_{t2} (A)	V_{BK} (V)
Ref_nLDMOS	104.37	30.56	4.3	102.82
Stack_one	166.01	NA	0.13	133.72
Stack_two	176.97	161.5	0.67	133.94
Stack_three	187.74	180.59	3.78	133.8

Conclusion

In this paper, the stacked-devices technique for the UHV application is successfully realized for increasing the holding voltage and maintaining good enough ESD ability for the circular UHV nLDMOS. In the stacked-three component, due to the suitable series devices number, the holding voltage can be increased from 30.56 V to 180.59 V without altering the operating voltage of the

DUT, meanwhile it can maintain high enough ESD ability.

Acknowledgement

In this work, authors would like to thank the Taiwan Semiconductor Research Institute in Taiwan for providing the process information and fabrication platform. Authors would also like to acknowledge the financial support of the Ministry of Science and Technology of Taiwan.

Conflict of Interest

No conflict of interest.

Reference

1. CH Wu, JH Lee, C Lien (2015) A Novel Drain Design for ESD Improvement of UHV-LDMOS. *IEEE Transactions on Electron Devices* 62(12): 4135-4138.
2. H Nah, JH Kim, CE Lee, TY Joung, L Lee, et al. (2016) On the ESD self-protection capability of integrated UHV resistor. 28th International Symposium on Power Semiconductor Devices and ICs, Prague, Czech Republic.
3. JH Lee, NM Iyer, R Jain, M Prabhu (2016) Predictive high voltage ESD device design methodology. 38th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD), Garden Grove, CA, USA.
4. NK Kranthi, A Salman, G Boselli, M Shrivastava (2019) Current Filament Dynamics Under ESD Stress in High Voltage (Bidirectional) SCRs and It's Implications on Power Law Behavior. *IEEE International Reliability Physics Symposium (IRPS)*, Monterey, CA, USA.
5. NK Kranthi, BS Kumar, A Salman, G Boselli, M Shrivastava (2019) Performance and Reliability Co-design of LDMOS-SCR for Self-Protected High Voltage Applications On-Chip. 31st International Symposium on Power Semiconductor Devices and ICs (ISPSD), Shanghai, China.
6. NK Kranthi, C Garg, BS Kumar, A Salman, G Boselli, M Shrivastava (2020) How to Achieve Moving Current Filament in High Voltage LDMOS Devices: Physical Insights & Design Guidelines for Self-Protected Concepts. *IEEE International Reliability Physics Symposium (IRPS)*, Dallas, TX, USA.
7. H Wang, Qiao M, Jin F, Yu Y, Yuan Z, et al. (2018) A 0.35 μ m 600V ultra-thin epitaxial BCD technology for high voltage gate driver IC. *IEEE 30th International Symposium on Power Semiconductor Devices and ICs (ISPSD)*, Chicago, IL, USA.
8. B Yi, J Cheng, XB Chen (2018) A High-Voltage "Quasi-p-LDMOS" Using Electrons as Carriers in Drift Region Applied for SPIC. *IEEE Transactions on Power Electronics* 33(4): 3363-3374.
9. B Toner, M Frank, L Steinbeck, S Eisenbrandt, R Granzner, et al. (2020) Schottky Source LDMOS - Electrical SOA Improvement through BJT Suppression. 32nd International Symposium on Power Semiconductor Devices and ICs (ISPSD), Vienna, Austria.
10. L Jiang, H Fan, C He, B Zhang (2012) A reduced surface current LDMOS with stronger ESD robustness. 11th IEEE International Conference on Solid-State and Integrated Circuit Technology, Xi'an, China.
11. F Yang, H Chen, X Tian, Y Bai, Y Zhu (2018) Investigation on Current Crowding Effect in IGBTs. *IEEE Trans. on Electron Devices* 65(2): 636-640.
12. F Ma, Zhang B, Han Y, Zheng J, Song B, et al. (2013) High Holding Voltage SCR-LDMOS Stacking Structure with Ring-Resistance-Triggered Technique. *IEEE Electron Device Letters* 34(9): 1178-1180.
13. CY Lin, PH Wu, MD Ker (2016) Area-Efficient and Low-Leakage Diode String for On-Chip ESD Protection. *IEEE Transactions on Electron Devices* 63(2): 531-536.
14. CT Dai, MD Ker (2018) Comparison Between High-Holding-Voltage SCR and Stacked Low-Voltage Devices for ESD Protection in High-Voltage Applications. *IEEE Transactions on Electron Devices* 65(2): 798-802.